TY - GEN
T1 - A 770 ns holographic reconfiguration of a four-context DORGA
AU - Nakajima, Mao
AU - Watanabe, Minoru
PY - 2008
Y1 - 2008
N2 - Optically reconfigurable gate arrays (ORGAs) have been developed to realize a large virtual gate count by combining a holographic memory with a programmable gate array VLSI. Among ORGA types, to increase the gate density of a VLSI part, a dynamic optically reconfigurable gate array (DORGA) architecture has been proposed. It uses the junction capacitance of photodiodes as dynamic memory, thereby obviating the static configuration memory. To date, a DORGA architecture with two configuration contexts has been demonstrated and a 937.5 ns holographic configuration and 30.75 μS retention time has been reported. This paper presents an advanced demonstration of a four-context DORGA architecture. In addition, a maximum 770 ns reconfiguration and an 11.3 μs retention capability of this architecture are clarified in relation to the results of this study.
AB - Optically reconfigurable gate arrays (ORGAs) have been developed to realize a large virtual gate count by combining a holographic memory with a programmable gate array VLSI. Among ORGA types, to increase the gate density of a VLSI part, a dynamic optically reconfigurable gate array (DORGA) architecture has been proposed. It uses the junction capacitance of photodiodes as dynamic memory, thereby obviating the static configuration memory. To date, a DORGA architecture with two configuration contexts has been demonstrated and a 937.5 ns holographic configuration and 30.75 μS retention time has been reported. This paper presents an advanced demonstration of a four-context DORGA architecture. In addition, a maximum 770 ns reconfiguration and an 11.3 μs retention capability of this architecture are clarified in relation to the results of this study.
UR - http://www.scopus.com/inward/record.url?scp=62649156333&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=62649156333&partnerID=8YFLogxK
M3 - Conference contribution
AN - SCOPUS:62649156333
SN - 1601320647
SN - 9781601320643
T3 - Proceedings of the 2008 International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA 2008
SP - 289
EP - 292
BT - Proceedings of the 2008 International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA 2008
T2 - 2008 International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA 2008
Y2 - 14 July 2008 through 17 July 2008
ER -