Detection of CMOS open node defects by frequency analysis

Hiroyuki Michinishi, Tokumi Yokohira, Takuji Okamoto, Toshifumi Kobayashi, Tsutomu Hondo

Research output: Contribution to journalArticlepeer-review

Abstract

A method to detect open node defects that cannot be detected by the conventional IDDQ test method has previously been proposed employing a sinusoidal wave superposed on the DC supply voltage. The present paper proposes a strategy to improve the detectability of the test method by means of frequency analysis of the supply current. In this strategy, defects are detected by determining whether secondary harmonics of the sinusoidal wave exist in the supply current. The effectiveness of the method is confirmed by experiments on two CMOS NAND gate packages (SSIs).

Original languageEnglish
Pages (from-to)685-687
Number of pages3
JournalIEICE Transactions on Information and Systems
VolumeE90-D
Issue number3
DOIs
Publication statusPublished - Mar 2007

Keywords

  • Current test
  • Floating gate defect
  • Frequency analysis
  • Open node defect

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture
  • Computer Vision and Pattern Recognition
  • Electrical and Electronic Engineering
  • Artificial Intelligence

Fingerprint

Dive into the research topics of 'Detection of CMOS open node defects by frequency analysis'. Together they form a unique fingerprint.

Cite this