Evaluation of OKI SOI technology

Y. Ikegami, Y. Arai, K. Hara, M. Hazumi, H. Ikeda, H. Ishino, T. Kohriki, H. Miyake, A. Mochizuki, S. Terada, T. Tsuboyama, Y. Unno

Research output: Contribution to journalArticlepeer-review

16 Citations (Scopus)


The silicon-on-insulator (SOI) CMOS technology has a number of advantages over the standard bulk CMOS technology, such as no latch-up effect, high speed and low power. The fully depleted SOI (FD-SOI) technology provided by OKI Electric Industry Co., Ltd. is realizing the full features of the advantages with lowest junction capacitance. Test element group (TEG) structures of transistors were fabricated and irradiated with protons. The first results are presented.

Original languageEnglish
Pages (from-to)706-711
Number of pages6
JournalNuclear Instruments and Methods in Physics Research, Section A: Accelerators, Spectrometers, Detectors and Associated Equipment
Issue number2 SPEC. ISS.
Publication statusPublished - Sept 1 2007
Externally publishedYes


  • CMOS
  • FET
  • Radiation damage
  • SOI

ASJC Scopus subject areas

  • Nuclear and High Energy Physics
  • Instrumentation


Dive into the research topics of 'Evaluation of OKI SOI technology'. Together they form a unique fingerprint.

Cite this