TY - GEN
T1 - Inversion/non-inversion implementation for an 11,424 gate-count dynamic optically reconfigurable gate array VLSI
AU - Kato, Shinichi
AU - Watanabe, Minoru
PY - 2009
Y1 - 2009
N2 - To date, various optically reconfigurable gate arrays (ORGAs) have been developed to realize both fast reconfiguration and numerous reconfiguration contexts. Optically differential reconfigurable gate arrays (ODRGAs) present the advantageous capabilities compared with ORGAs: they have increased reconfiguration frequency per unit of laser power and reduced optical power consumption. Dynamic optically reconfigurable gate arrays (DORGA) can realize the highest gate density, but an important disadvantage of DORGAs is that their reconfiguration frequency is lower than that of ODRGAs and their optical power consumption is greater than that of ODRGAs. Therefore, a novel inversion/non-inversion dynamic optically reconfigurable gate array that adopts only the good factors from both architectures has been developed. This paper presents an inversion/non-inversion implementation for a fabricated 11,424 gate-count dynamic optically reconfigurable gate array VLSI. Based on that implementation, three factors are discussed: gate density, reconfiguration frequency per unit of laser power, and optical power consumption.
AB - To date, various optically reconfigurable gate arrays (ORGAs) have been developed to realize both fast reconfiguration and numerous reconfiguration contexts. Optically differential reconfigurable gate arrays (ODRGAs) present the advantageous capabilities compared with ORGAs: they have increased reconfiguration frequency per unit of laser power and reduced optical power consumption. Dynamic optically reconfigurable gate arrays (DORGA) can realize the highest gate density, but an important disadvantage of DORGAs is that their reconfiguration frequency is lower than that of ODRGAs and their optical power consumption is greater than that of ODRGAs. Therefore, a novel inversion/non-inversion dynamic optically reconfigurable gate array that adopts only the good factors from both architectures has been developed. This paper presents an inversion/non-inversion implementation for a fabricated 11,424 gate-count dynamic optically reconfigurable gate array VLSI. Based on that implementation, three factors are discussed: gate density, reconfiguration frequency per unit of laser power, and optical power consumption.
UR - http://www.scopus.com/inward/record.url?scp=70350354794&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=70350354794&partnerID=8YFLogxK
U2 - 10.1007/978-3-642-03138-0_15
DO - 10.1007/978-3-642-03138-0_15
M3 - Conference contribution
AN - SCOPUS:70350354794
SN - 3642031374
SN - 9783642031373
T3 - Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
SP - 139
EP - 148
BT - Embedded Computer Systems
T2 - 9th International Workshop on Embedded Computer Systems: Architectures, Modeling, and Simulation, SAMOS 2009
Y2 - 20 July 2009 through 23 July 2009
ER -