Very short critical path implementation of AES with direct logic gates

Kenta Nekado; Yasuyuki Nogami; Kengo Iokibe

doi:10.1007/978-3-642-34117-5_4

Very short critical path implementation of AES with direct logic gates

Kenta Nekado, Yasuyuki Nogami, Kengo Iokibe

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

14 Citations (Scopus)

Abstract

A lot of improvements and optimizations for the hardware implementation of AES algorithm have been reported. These reports often use, instead of arithmetic operations in the AES original, those in its isomorphic tower field and. This paper focuses on which provides higher-speed arithmetic operations than. In the case of adopting, not only high-speed arithmetic operations in but also high-speed basis conversion matrices from the to should be used. Thus, this paper improves arithmetic operations in with Redundantly Represented Basis (RRB), and provides basis conversion matrices with More Miscellaneously Mixed Bases (MMMB).

Original language	English
Title of host publication	Advances in Information and Computer Security - 7th International Workshop on Security, IWSEC 2012, Proceedings
Publisher	Springer Verlag
Pages	51-68
Number of pages	18
ISBN (Print)	9783642341168
DOIs	https://doi.org/10.1007/978-3-642-34117-5_4
Publication status	Published - 2012
Event	7th International Workshop on Security, IWSEC 2012 - Fukuoka, Japan Duration: Nov 7 2012 → Nov 9 2012

Publication series

Name	Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Volume	7631 LNCS
ISSN (Print)	0302-9743
ISSN (Electronic)	1611-3349

Other

Other	7th International Workshop on Security, IWSEC 2012
Country/Territory	Japan
City	Fukuoka
Period	11/7/12 → 11/9/12

Keywords

AES
MixColumns
SubBytes
mixed bases
type-I optimal normal basis

ASJC Scopus subject areas

Theoretical Computer Science
Computer Science(all)

Access to Document

10.1007/978-3-642-34117-5_4

Cite this

Nekado, K., Nogami, Y., & Iokibe, K. (2012). Very short critical path implementation of AES with direct logic gates. In Advances in Information and Computer Security - 7th International Workshop on Security, IWSEC 2012, Proceedings (pp. 51-68). (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 7631 LNCS). Springer Verlag. https://doi.org/10.1007/978-3-642-34117-5_4

Very short critical path implementation of AES with direct logic gates. / Nekado, Kenta; Nogami, Yasuyuki ; Iokibe, Kengo.
Advances in Information and Computer Security - 7th International Workshop on Security, IWSEC 2012, Proceedings. Springer Verlag, 2012. p. 51-68 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 7631 LNCS).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Nekado, K, Nogami, Y & Iokibe, K 2012, Very short critical path implementation of AES with direct logic gates. in Advances in Information and Computer Security - 7th International Workshop on Security, IWSEC 2012, Proceedings. Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), vol. 7631 LNCS, Springer Verlag, pp. 51-68, 7th International Workshop on Security, IWSEC 2012, Fukuoka, Japan, 11/7/12. https://doi.org/10.1007/978-3-642-34117-5_4

Nekado K, Nogami Y , Iokibe K. Very short critical path implementation of AES with direct logic gates. In Advances in Information and Computer Security - 7th International Workshop on Security, IWSEC 2012, Proceedings. Springer Verlag. 2012. p. 51-68. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)). doi: 10.1007/978-3-642-34117-5_4

Nekado, Kenta ; Nogami, Yasuyuki ; Iokibe, Kengo. / Very short critical path implementation of AES with direct logic gates. Advances in Information and Computer Security - 7th International Workshop on Security, IWSEC 2012, Proceedings. Springer Verlag, 2012. pp. 51-68 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)).

@inproceedings{7419a237ef874bf49e20cae5f3992a4a,

title = "Very short critical path implementation of AES with direct logic gates",

abstract = "A lot of improvements and optimizations for the hardware implementation of AES algorithm have been reported. These reports often use, instead of arithmetic operations in the AES original, those in its isomorphic tower field and. This paper focuses on which provides higher-speed arithmetic operations than. In the case of adopting, not only high-speed arithmetic operations in but also high-speed basis conversion matrices from the to should be used. Thus, this paper improves arithmetic operations in with Redundantly Represented Basis (RRB), and provides basis conversion matrices with More Miscellaneously Mixed Bases (MMMB).",

keywords = "AES, MixColumns, SubBytes, mixed bases, type-I optimal normal basis",

author = "Kenta Nekado and Yasuyuki Nogami and Kengo Iokibe",

year = "2012",

doi = "10.1007/978-3-642-34117-5_4",

language = "English",

isbn = "9783642341168",

series = "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)",

publisher = "Springer Verlag",

pages = "51--68",

booktitle = "Advances in Information and Computer Security - 7th International Workshop on Security, IWSEC 2012, Proceedings",

}

TY - GEN

T1 - Very short critical path implementation of AES with direct logic gates

AU - Nekado, Kenta

AU - Nogami, Yasuyuki

AU - Iokibe, Kengo

PY - 2012

Y1 - 2012

N2 - A lot of improvements and optimizations for the hardware implementation of AES algorithm have been reported. These reports often use, instead of arithmetic operations in the AES original, those in its isomorphic tower field and. This paper focuses on which provides higher-speed arithmetic operations than. In the case of adopting, not only high-speed arithmetic operations in but also high-speed basis conversion matrices from the to should be used. Thus, this paper improves arithmetic operations in with Redundantly Represented Basis (RRB), and provides basis conversion matrices with More Miscellaneously Mixed Bases (MMMB).

AB - A lot of improvements and optimizations for the hardware implementation of AES algorithm have been reported. These reports often use, instead of arithmetic operations in the AES original, those in its isomorphic tower field and. This paper focuses on which provides higher-speed arithmetic operations than. In the case of adopting, not only high-speed arithmetic operations in but also high-speed basis conversion matrices from the to should be used. Thus, this paper improves arithmetic operations in with Redundantly Represented Basis (RRB), and provides basis conversion matrices with More Miscellaneously Mixed Bases (MMMB).

KW - AES

KW - MixColumns

KW - SubBytes

KW - mixed bases

KW - type-I optimal normal basis

UR - http://www.scopus.com/inward/record.url?scp=84868339687&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84868339687&partnerID=8YFLogxK

U2 - 10.1007/978-3-642-34117-5_4

DO - 10.1007/978-3-642-34117-5_4

M3 - Conference contribution

AN - SCOPUS:84868339687

SN - 9783642341168

T3 - Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

SP - 51

EP - 68

BT - Advances in Information and Computer Security - 7th International Workshop on Security, IWSEC 2012, Proceedings

PB - Springer Verlag

T2 - 7th International Workshop on Security, IWSEC 2012

Y2 - 7 November 2012 through 9 November 2012

ER -

Very short critical path implementation of AES with direct logic gates

Abstract

Publication series

Other

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this